

United States Patent [19]

Nittaya et al.

[11] Patent Number: **4,564,954**

[45] Date of Patent: **Jan. 14, 1986**

[54] **NOISE REDUCTION CIRCUIT OF
SYNTHETIC SPEECH GENERATING
APPARATUS**

[75] Inventors: **Hiroshi Nittaya; Kosuke Nishimura,**
both of Yamatokoriyama, Japan

[73] Assignee: **Sharp Kabushiki Kaisha, Osaka,**
Japan

[21] Appl. No.: **455,769**

[22] Filed: **Jan. 5, 1983**

[30] **Foreign Application Priority Data**

Jan. 8, 1982 [JP] Japan 57-2027

[51] Int. Cl.⁴ **G10L 1/00**

[52] U.S. Cl. **381/51; 364/138;**
364/574

[58] Field of Search 381/51-53;
364/138, 513.5, 574

[56] **References Cited**

U.S. PATENT DOCUMENTS

4,387,269 6/1983 Hashimoto 381/51
4,423,290 12/1983 Yoshida 381/51

Primary Examiner—E. S. Matt Kemeny
Attorney, Agent, or Firm—Birch, Stewart, Kolasch &
Birch

[57] **ABSTRACT**

A speech synthesizer may generate random sounds during die-down after power turn-off. To prevent such sound generation, the synthesizer clock circuit is grounded by an FET simultaneously with power turn-off.

5 Claims, 4 Drawing Figures

